� ��z�8m�( �m� ,handset9Samsung Galaxy S9 SM-G9600 ?samsung,starqltechnqcom,sdm845aliases!J/soc@0/geniqup@8c0000/i2c@880000!O/soc@0/geniqup@8c0000/i2c@884000!T/soc@0/geniqup@8c0000/i2c@888000!Y/soc@0/geniqup@8c0000/i2c@88c000!^/soc@0/geniqup@8c0000/i2c@890000!c/soc@0/geniqup@8c0000/i2c@894000!h/soc@0/geniqup@8c0000/i2c@898000!m/soc@0/geniqup@8c0000/i2c@89c000!r/soc@0/geniqup@ac0000/i2c@a80000!w/soc@0/geniqup@ac0000/i2c@a84000!|/soc@0/geniqup@ac0000/i2c@a88000!�/soc@0/geniqup@ac0000/i2c@a8c000!�/soc@0/geniqup@ac0000/i2c@a90000!�/soc@0/geniqup@ac0000/i2c@a94000!�/soc@0/geniqup@ac0000/i2c@a98000!�/soc@0/geniqup@ac0000/i2c@a9c000!�/soc@0/geniqup@8c0000/spi@880000!�/soc@0/geniqup@8c0000/spi@884000!�/soc@0/geniqup@8c0000/spi@888000!�/soc@0/geniqup@8c0000/spi@88c000!�/soc@0/geniqup@8c0000/spi@890000!�/soc@0/geniqup@8c0000/spi@894000!�/soc@0/geniqup@8c0000/spi@898000!�/soc@0/geniqup@8c0000/spi@89c000!�/soc@0/geniqup@ac0000/spi@a80000!�/soc@0/geniqup@ac0000/spi@a84000!�/soc@0/geniqup@ac0000/spi@a88000!�/soc@0/geniqup@ac0000/spi@a8c000!�/soc@0/geniqup@ac0000/spi@a90000!�/soc@0/geniqup@ac0000/spi@a94000!�/soc@0/geniqup@ac0000/spi@a98000!�/soc@0/geniqup@ac0000/spi@a9c000chosen �framebuffer@9d400000?simple-framebuffer��@(� �� a8r8g8b8clocksxo-board ?fixed-clock)I� 9xo_boardL�sleep-clk ?fixed-clock)�L5cpus cpu@0Tcpu ?qcom,kryo385�`gpsciuc����(���psci�Ll2-cache?cache" Ll3-cache?cache"L cpu@100Tcpu ?qcom,kryo385�`gpsciuc����(�� �psci� Ll2-cache?cache" L cpu@200Tcpu ?qcom,kryo385�`gpsciuc����(�� �psci� Ll2-cache?cache" L cpu@300Tcpu ?qcom,kryo385�`gpsciuc����(����psciLl2-cache?cache" Lcpu@400Tcpu ?qcom,kryo385�`gpsciu����(���psci�Ll2-cache?cache" Lcpu@500Tcpu ?qcom,kryo385�`gpsciu����(���psci�Ll2-cache?cache" Lcpu@600Tcpu ?qcom,kryo385�`gpsciu����(���psci�Ll2-cache?cache" Lcpu@700Tcpu ?qcom,kryo385�`gpsciu����(���psci�L l2-cache?cache" Lcpu-mapcluster0core00core10core20core30core40core50core60core70 idle-states4pscicpu-sleep-0-0?arm,idle-stateAlittle-rail-power-collapseQ@h^y��b�L'cpu-sleep-1-0?arm,idle-stateAbig-rail-power-collapseQ@hym���L(domain-idle-statescluster-sleep-0?domain-idle-stateQA�Dh �y��'L)firmwarescm?qcom,scm-sdm845qcom,scmmemory@80000000Tmemory��opp-table-cpu0?operating-points-v2�Lopp-300000000��� 5I>opp-403200000�X� 5I>opp-480000000��8� 5bpopp-576000000�"U� 5bpopp-652800000�&��� 5u0opp-748800000�,�������opp-825600000�15������opp-902400000�5Ɉ����`opp-979200000�:]h�����opp-1056000000�>�H�����opp-1132800000�C�(�!b��@opp-1228800000�I>�!b��opp-1324800000�N���!b�� opp-1420800000�T���.��opp-1516800000�Zh��.�'Popp-1612800000�`!`�>�'Popp-1689600000�d�@�>�>�opp-1766400000�iI �>�V0opp-table-cpu4?operating-points-v2�Lopp-300000000��� 5I>opp-403200000�X� 5I>opp-480000000��8���I>opp-576000000�"U���I>opp-652800000�&�����I>opp-748800000�,�����I>opp-825600000�15��!b���opp-902400000�5Ɉ�!b���opp-979200000�:]h�!b���opp-1056000000�>�H�.���opp-1132800000�C�(�.���opp-1209600000�H�>���opp-1286400000�L���>���opp-1363200000�Q@��>��opp-1459200000�V���>��opp-1536000000�[���R���opp-1612800000�`!`�R���opp-1689600000�d�@�R��'Popp-1766400000�iI �^��'Popp-1843200000�m��^��'Popp-1920000000�rp��n�'Popp-1996800000�w��n�>�opp-2092800000�|���n�>�opp-2169600000��Qx�n�>�opp-2246400000���X�n�>�opp-2323200000��y8�n�>�opp-2400000000�� �n�V0opp-2476800000�����n�V0opp-2553600000��4��n�V0opp-2649600000�����n�V0opp-2745600000�����n��opp-2803200000��p�n��opp-table-dsi?operating-points-v2L�opp-19200000�$��!opp-180000000� ���"opp-275000000�d*��#opp-328580000�����$opp-358000000�V���%opp-table-qspi?operating-points-v2L�opp-19200000�$��!opp-100000000����"opp-150000000��р�#opp-300000000���%opp-table-qup?operating-points-v2L=opp-50000000�����!opp-75000000�xh��"opp-100000000����#opp-128000000�� �%pmu?arm,armv8-pmuv3 �psci ?arm,psci-1.0nsmcpower-domain-cpu0��&�'Lpower-domain-cpu1��&�'L power-domain-cpu2��&�'L power-domain-cpu3��&�'Lpower-domain-cpu4��&�(Lpower-domain-cpu5��&�(Lpower-domain-cpu6��&�(Lpower-domain-cpu7��&�(Lpower-domain-cluster��)L&reserved-memory �hyp-mem@85700000��p` xbl-mem@85e00000��� aop-mem@85fc0000��� aop-cmd-db-mem@85fe0000 ?qcom,cmd-db��� smem@86000000 ?qcom,smem��  *tz@86200000�� � rmtfs@88f00000?qcom,rmtfs-mem���  )qseecom@8ab00000���@ camera-mem@8bf00000���P ipa-fw@8c400000��@ ipa-gsi@8c410000��AP gpu@8c415000��AP  adsp@8c500000��P� L-wlan-msa@8df00000��� L�mpss@8e000000��� L�venus@95800000���P L�cdsp@95d00000���� L3mba@96500000��P  L�slpi@96700000��p@ L�spss@97b00000��� mpss-metadata3� @@ L�fastrpc?shared-dma-pool3����E@@OL�memory@9d400000��@@ memory@a1300000?ramoops��0Xdq}remoteproc-adsp?qcom,sdm845-adsp-pas@��++++#�wdogfatalreadyhandoverstop-ack`,�xo�-�.�/�stop �disabledglink-edge ���lpass0apr ?qcom,apr-v2apr_audio_svc- 9service@3� ?qcom,q6coreFavs/audiomsm/adsp/audio_pdservice@4 ?qcom,q6afe�Favs/audiomsm/adsp/audio_pddais?qcom,q6afe-dais ]service@7 ?qcom,q6asm�Favs/audiomsm/adsp/audio_pddais?qcom,q6asm-dais ] n1!service@8 ?qcom,q6adm�Favs/audiomsm/adsp/audio_pdrouting?qcom,q6adm-routing]fastrpc ?qcom,fastrpcfastrpcglink-apps-dsp�adspu compute-cb@3?qcom,fastrpc-compute-cb� n1#compute-cb@4?qcom,fastrpc-compute-cb� n1$remoteproc-cdsp?qcom,sdm845-cdsp-pas@�B2222#�wdogfatalreadyhandoverstop-ack`,�xo�3�.�4�stop �disabledglink-edge �>�turing0fastrpc ?qcom,fastrpcfastrpcglink-apps-dsp�cdspu compute-cb@1?qcom,fastrpc-compute-cb� n10compute-cb@2?qcom,fastrpc-compute-cb� n10compute-cb@3?qcom,fastrpc-compute-cb� n10compute-cb@4?qcom,fastrpc-compute-cb� n10compute-cb@5?qcom,fastrpc-compute-cb� n10compute-cb@6?qcom,fastrpc-compute-cb� n10compute-cb@7?qcom,fastrpc-compute-cb� n10compute-cb@8?qcom,fastrpc-compute-cb� n10smp2p-cdsp ?qcom,smp2p�^� �@0�master-kernel�master-kernel�L4slave-kernel �slave-kernel��L2smp2p-lpass ?qcom,smp2p��� ��0 �master-kernel�master-kernel�L/slave-kernel �slave-kernel��L+smp2p-mpss ?qcom,smp2p��� ��0�master-kernel�master-kernel�Lslave-kernel �slave-kernel��L~ipa-ap-to-modem�ipa�L|ipa-modem-to-ap�ipa��Lzsmp2p-slpi ?qcom,smp2p��� ��0�master-kernel�master-kernel�L�slave-kernel �slave-kernel��L�soc@0 �� ?simple-busclock-controller@100000?qcom,gcc-sdm845�`,,567=�bi_tcxobi_tcxo_aosleep_clkpcie_0_pipe_clkpcie_1_pipe_clk���8 �����L9qfprom@784000?qcom,sdm845-qfpromqcom,qfprom�x@� hstx-trim-primary@1eb��L�hstx-trim-secondary@1eb��L�rng@793000 ?qcom,prng-ee�y0`9@�coredma-controller@800000 ?qcom,sdm845-gpi-dma����������������+ 8� n1 �disabledL>geniqup@8c0000?qcom,geni-se-qup��` �m-ahbs-ahb`9d9e n1 ��: ; Iqup-core �disabledi2c@880000?qcom,geni-i2c��@�se`9D\defaultj< �Y �8�=H�: ;;: Iqup-corequp-configqup-memory t>>ytxrx �disabledspi@880000?qcom,geni-spi��@�se`9D\defaultj? �Y 0�: ;;Iqup-corequp-config t>>ytxrx �disabledserial@880000?qcom,geni-uart��@�se`9D\defaultj@ �Y�8�=0�: ;;Iqup-corequp-config �disabledi2c@884000?qcom,geni-i2c��@@�se`9F\defaultjA �Z �8�=H�: ;;: Iqup-corequp-configqup-memory t>>ytxrx �disabledspi@884000?qcom,geni-spi��@@�se`9F\defaultjB �Z 0�: ;;Iqup-corequp-config t>>ytxrx �disabledserial@884000?qcom,geni-uart��@@�se`9F\defaultjC �Z�8�=0�: ;;Iqup-corequp-config �disabledi2c@888000?qcom,geni-i2c���@�se`9H\defaultjD �[ �8�=H�: ;;: Iqup-corequp-configqup-memory t>>ytxrx �disabledspi@888000?qcom,geni-spi���@�se`9H\defaultjE �[ 0�: ;;Iqup-corequp-config t>>ytxrx �disabledserial@888000?qcom,geni-uart���@�se`9H\defaultjF �[�8�=0�: ;;Iqup-corequp-config �disabledi2c@88c000?qcom,geni-i2c���@�se`9J\defaultjG �\ �8�=H�: ;;: Iqup-corequp-configqup-memory t>>ytxrx �disabledspi@88c000?qcom,geni-spi���@�se`9J\defaultjH �\ 0�: ;;Iqup-corequp-config t>>ytxrx �disabledserial@88c000?qcom,geni-uart���@�se`9J\defaultjI �\�8�=0�: ;;Iqup-corequp-config �disabledi2c@890000?qcom,geni-i2c��@�se`9L\defaultjJ �] �8�=H�: ;;: Iqup-corequp-configqup-memory t>>ytxrx �disabledspi@890000?qcom,geni-spi��@�se`9L\defaultjK �] 0�: ;;Iqup-corequp-config t>>ytxrx �disabledserial@890000?qcom,geni-uart��@�se`9L\defaultjL �]�8�=0�: ;;Iqup-corequp-config �disabledi2c@894000?qcom,geni-i2c��@@�se`9N\defaultjM �^ �8�=H�: ;;: Iqup-corequp-configqup-memory t>>ytxrx �disabledspi@894000?qcom,geni-spi��@@�se`9N\defaultjN �^ 0�: ;;Iqup-corequp-config t>>ytxrx �disabledserial@894000?qcom,geni-uart��@@�se`9N\defaultjO �^�8�=0�: ;;Iqup-corequp-config �disabledi2c@898000?qcom,geni-i2c���@�se`9P\defaultjP �_ �8�=H�: ;;: Iqup-corequp-configqup-memory t>>ytxrx �disabledspi@898000?qcom,geni-spi���@�se`9P\defaultjQ �_ 0�: ;;Iqup-corequp-config t>>ytxrx �disabledserial@898000?qcom,geni-uart���@�se`9P\defaultjR �_�8�=0�: ;;Iqup-corequp-config �disabledi2c@89c000?qcom,geni-i2c���@�se`9R\defaultjS �` �8�= �disabledspi@89c000?qcom,geni-spi���@�se`9R\defaultjT �` 0�: ;;Iqup-corequp-config t>>ytxrx �disabledserial@89c000?qcom,geni-uart���@�se`9R\defaultjU �`�8�=0�: ;;Iqup-corequp-config �disableddma-controller@a00000 ?qcom,sdm845-gpi-dma����%&'()*++ 8� n1� �disabledLXgeniqup@ac0000?qcom,geni-se-qup��` �m-ahbs-ahb`9f9g n1� ��V ; Iqup-core�okayi2c@a80000?qcom,geni-i2c��@�se`9T\defaultjW �a �8�=H�V ;;V Iqup-corequp-configqup-memory tXXytxrx �disabledspi@a80000?qcom,geni-spi��@�se`9T\defaultjY �a 0�V ;;Iqup-corequp-config tXXytxrx �disabledserial@a80000?qcom,geni-uart��@�se`9T\defaultjZ �a�8�=0�V ;;Iqup-corequp-config �disabledi2c@a84000?qcom,geni-i2c��@@�se`9V\defaultj[ �b �8�=H�V ;;V Iqup-corequp-configqup-memory tXXytxrx �disabledspi@a84000?qcom,geni-spi��@@�se`9V\defaultj\ �b 0�V ;;Iqup-corequp-config tXXytxrx �disabledserial@a84000?qcom,geni-debug-uart��@@�se`9V\defaultj] �b�8�=0�V ;;Iqup-corequp-config�okayi2c@a88000?qcom,geni-i2c���@�se`9X\defaultj^ �c �8�=H�V ;;V Iqup-corequp-configqup-memory tXXytxrx�okay)�spi@a88000?qcom,geni-spi���@�se`9X\defaultj_ �c 0�V ;;Iqup-corequp-config tXXytxrx �disabledserial@a88000?qcom,geni-uart���@�se`9X\defaultj` �c�8�=0�V ;;Iqup-corequp-config �disabledi2c@a8c000?qcom,geni-i2c���@�se`9Z\defaultja �d �8�=H�V ;;V Iqup-corequp-configqup-memory tXXytxrx �disabledspi@a8c000?qcom,geni-spi���@�se`9Z\defaultjb �d 0�V ;;Iqup-corequp-config tXXytxrx �disabledserial@a8c000?qcom,geni-uart���@�se`9Z\defaultjc �d�8�=0�V ;;Iqup-corequp-config �disabledi2c@a90000?qcom,geni-i2c��@�se`9\\defaultjd �e �8�=H�V ;;V Iqup-corequp-configqup-memory tXXytxrx �disabledspi@a90000?qcom,geni-spi��@�se`9\\defaultje �e 0�V ;;Iqup-corequp-config tXXytxrx �disabledserial@a90000?qcom,geni-uart��@�se`9\\defaultjf �e�8�=0�V ;;Iqup-corequp-config �disabledi2c@a94000?qcom,geni-i2c��@@�se`9^\defaultjg �f �8�=H�V ;;V Iqup-corequp-configqup-memory tXXytxrx �disabledspi@a94000?qcom,geni-spi��@@�se`9^\defaultjh �f 0�V ;;Iqup-corequp-config tXXytxrx �disabledserial@a94000?qcom,geni-uart��@@�se`9^\defaultji �f�8�=0�V ;;Iqup-corequp-config �disabledi2c@a98000?qcom,geni-i2c���@�se`9`\defaultjj �g �8�=H�V ;;V Iqup-corequp-configqup-memory tXXytxrx �disabledspi@a98000?qcom,geni-spi���@�se`9`\defaultjk �g 0�V ;;Iqup-corequp-config tXXytxrx �disabledserial@a98000?qcom,geni-uart���@�se`9`\defaultjl �g�8�=0�V ;;Iqup-corequp-config �disabledi2c@a9c000?qcom,geni-i2c���@�se`9b\defaultjm �h �8�= �disabledH�V ;;V Iqup-corequp-configqup-memory tXXytxrxspi@a9c000?qcom,geni-spi���@�se`9b\defaultjn �h 0�V ;;Iqup-corequp-config tXXytxrx �disabledserial@a9c000?qcom,geni-uart���@�se`9b\defaultjo �h�8�=0�V ;;Iqup-corequp-config �disabledsystem-cache-controller@1100000?qcom,sdm845-llccP�P (0@�llcc0_basellcc1_basellcc2_basellcc3_basellcc_broadcast_base �Fdma@10a2000?qcom,sdm845-dccqcom,dcc �  � pmu@114a000?qcom,sdm845-llcc-bwmon�� �D� �popp-table?operating-points-v2Lpopp-0� 5opp-1���opp-2�.�opp-3�R��opp-4�n�pmu@1436400(?qcom,sdm845-cpu-bwmonqcom,sdm845-bwmon�Cd �E� �qopp-table?operating-points-v2Lqopp-0�I>opp-1���opp-2��opp-3�>�opp-4��pci@1c00000?qcom,pcie-sdm845P�� `` �`�p�parfdbielbiconfigmhiTpci���� 8�` `0`0� ���msi��������8`9.9)9+9-9/9090�pipeauxcfgbus_masterbus_slaveslave_q2atbu�111111111 1 1 1 1 111�9�pci�9�6�pciephy �disabledphy@1c06000?qcom,sdm845-qmp-pcie-phy��`� � `999+9,9:�auxcfg_ahbrefrefgen�9�phy�9:�� �disabledphy@1c06200@��b(�d��h�fp`9.�pipe0$9pcie_0_pipe_clkL6pci@1c08000?qcom,pcie-sdm845P��� @@ �@���parfdbielbiconfigmhiTpci���� 8�@ @0@0� �3�msi��������@`9691939597989494�pipeauxcfgbus_masterbus_slaveslave_q2areftbu�91$��111111111 1  1  1  1  1 11�9�pci�9�7�pciephy �disabledphy@1c0a000?qcom,sdm845-qhp-pcie-phy��� � `9993949:�auxcfg_ahbrefrefgen�9�phy�9:�� �disabledphy@1c062000�������`96�pipe0$9pcie_1_pipe_clkL7interconnect@1380000?qcom,sdm845-mem-noc�8r/CrLinterconnect@14e0000?qcom,sdm845-dc-noc�N/Crinterconnect@1500000?qcom,sdm845-config-noc�PP�/CrL;interconnect@1620000?qcom,sdm845-system-noc�b��/CrL{interconnect@16e0000?qcom,sdm845-aggre1-noc�nP�/CrL:interconnect@1700000?qcom,sdm845-aggre2-noc�p�/CrLVinterconnect@1740000?qcom,sdm845-mmss-noc�t�/CrL�ufshc@1d84000+?qcom,sdm845-ufshcqcom,ufshcjedec,ufs-2.0 ��@%���stdice � �s�ufsphyS�9��9�rst n1{�core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clkice_core_clkH`9�99�9�,9�9�9�9�Hg��� ��<4`�рxh��0�:;(Iufs-ddrcpu-ufs�okay ut��u� '�Lvphy@1d87000?qcom,sdm845-qmp-ufs-phy��p� � �refref_aux`9�9��v�ufsphy�okay�w�xphy@1d87400P��t�v��|��x�z�$Lsdma-controller@1dc4000 ?qcom,bam-v1.7.4qcom,bam-v1.7.0��@@ �`,�bam_clk ��0n1111Lycrypto@1dfa000?qcom,crypto-v5.4�ߠ``9 9 ,�ifacebuscoretyyyrxtx0n1111ipa@1e40000?qcom,sdm845-ipan1 1"0��p�p �@��ipa-regipa-sharedgsi8�7�zz(�ipagsiipa-clock-queryipa-setup-ready`, �coreH�VV{ ;Imemoryimemconfig�||*�ipa-clock-enabled-validipa-clock-enabled �disabledhwlock@1f40000?qcom,tcsr-mutex���L*syscon@1f60000?qcom,sdm845-tcsrsyscon��L�pinctrl@3400000?qcom,sdm845-pinctrl�@� ������t�} "QULtcci0-default-state7gpio17gpio18�opp-342000000�b�� \��)��opp-257000000�Q�@ \@�%�iommu@50400002?qcom,sdm845-smmu-v2qcom,adreno-smmuqcom,smmu-v2� f sx���lmnopqrs`9!9 �busiface��L�gmu@506a000&?qcom,adreno-gmu-630.2qcom,adreno-gmu0�� ( H�gmugmu_pdcgmu_pdc_seq�01�hfigmu `��99!�gmucxoaximemnoc����cxgxn��� �disabledL�opp-table?operating-points-v2L�opp-400000000�ׄ \�opp-200000000� �� \0clock-controller@af00000?qcom,sdm845-dispcc� �H`,99��������bi_tcxogcc_disp_gpll0_clk_srcgcc_disp_gpll0_div_clk_srcdsi0_phy_pll_out_byteclkdsi0_phy_pll_out_dsiclkdsi1_phy_pll_out_byteclkdsi1_phy_pll_out_dsiclkdp_link_clk_divsel_tendp_vco_divided_clk_src_mux��L�interrupt-controller@b220000?qcom,sdm845-pdcqcom,pdc� "$ ��^^asv��L}reset-controller@b2e0000?qcom,sdm845-pdc-global� .�L�thermal-sensor@c263000 ?qcom,sdm845-tsensqcom,tsens-v2 � &0� " � � ����uplowcritical �L�thermal-sensor@c265000 ?qcom,sdm845-tsensqcom,tsens-v2 � &P� "0� �����uplowcritical �L�reset-controller@c2a0000?qcom,sdm845-aoss-cc� *�L�power-management@c300000#?qcom,sdm845-aoss-qmpqcom,aoss-qmp� 0 ��0L.cx�ebi�sram@c3f0000?qcom,sdm845-rpmh-stats� ?spmi@c440000?qcom,spmi-pmic-arbP� D ``p @�`�corechnlsobsrvrintrcnfg �periph_irq ��� � ��sram@146bf000#?qcom,sdm845-imemsysconsimple-mfd�k� �k�pil-reloc@94c?qcom,pil-reloc-info� L�iommu@15000000!?qcom,sdm845-smmu-500arm,mmu-500� f s �A`abcdefghijklmnopqrstuv������������;<=>?@ABCDEFGHIJKLMNOPQRSTUVWL1clock-controller@17014000?qcom,sdm845-lpasscc �@�0 �ccqdsp6ss �disabledinterconnect@17900000?qcom,sdm845-gladiator-noc��Ѐ/CrLwatchdog@17980000#?qcom,apss-wdt-sdm845qcom,kpss-wdt��`5 �mailbox@17990000?qcom,sdm845-apss-shared�� �L0rsc@179c0000 �apps_rsc?qcom,rpmh-rsc0�����drv-0drv-1drv-2$� �  � ��&bcm-voter?qcom,bcm-voterLrclock-controller?qcom,sdm845-rpmh-clk�xo`�L,power-controller?qcom,sdm845-rpmhpd���L8opp-table?operating-points-v2L�opp1 \opp2 \0L!opp3 \@L"opp4 \�L#opp5 \�L$opp6 \L%opp7 \@opp8 \Popp9 \�L�opp10 \�regulators-0?qcom,pm8998-rpmh-regulators �a � � (� 6� D� R� `� n� |� �� �� �� �� �� �� �� �� � � 8� G�smps2 Z�� r��smps3 Z�@ r�@L�smps5 Z � r �L�smps7 Z �� r��L�ldo1 Z m� r m� �Lwldo2 ZO� rO� � �ldo3 ZB@ rB@ �ldo5 Z 5 r 5 �L�ldo6 ZR rR �ldo7 Zw@ rw@ �L�ldo8 ZO� r  �ldo9 Z@ r,�� �ldo10 Z@ r,�� �ldo11 ZB@ r�� �ldo12 Zw@ rw@ �L�ldo13 Zw@ r-*� �L�ldo14 Zw@ rw@ �ldo15 Zw@ rw@ �ldo16 Z)B� r)B� �ldo17 Z�� r�� �L�ldo18 Z)B� r-*� �ldo19 Z+�@ r/] �ldo20 Z)B� r-*� �Luldo21 Z)B� r-*� �L�ldo22 Z+�� r2�� �ldo23 Z-�� r2�� �ldo24 Z/� r/� �L�ldo25 Z2Z� r2�� �L�ldo26 ZO� rO� �Lxldo28 Z+�@ r-� �lvs1 Zw@ rw@lvs2 Zw@ rw@regulators-1?qcom,pm8005-rpmh-regulators �c � � (� 6�smps3 Z '� r '�interrupt-controller@17a00000 ?arm,gic-v3 ��� ��� � Lmsi-controller@17a40000?arm,gic-v3-its � ��� �disableddma-controller@17184000 ?qcom,bam-v1.7.4qcom,bam-v1.7.0��@� � �� � � n1L�timer@17c90000 � ?arm,armv7-timer-mem��frame@17ca0000 �����frame@17cc0000 � ��� �disabledframe@17cd0000 � � �� �disabledframe@17ce0000 � � �� �disabledframe@17cf0000 � � �� �disabledframe@17d00000 � � �� �disabledframe@17d10000 � � �� �disabledinterconnect@17d41000?qcom,sdm845-osm-l3qcom,osm-l3��`,9� �xoalternate/Lcpufreq@17d43000'?qcom,sdm845-cpufreq-hwqcom,cpufreq-hw ��0�X�freq-domain0freq-domain1���`,9� �xoalternate �Lwifi@18800000?qcom,wcn3990-wifi�okay����membase���cxo_ref_clk_pin`,�������������� n1@ � � 0� C�soundthermal-zonescpu0-thermal V� l� z�tripstrip-point0 �_� ��4passivetrip-point1 �s ��4passivecpu-crit ��� �� 4criticalcpu1-thermal V� l� z�tripstrip-point0 �_� ��4passivetrip-point1 �s ��4passivecpu-crit ��� �� 4criticalcpu2-thermal V� l� z�tripstrip-point0 �_� ��4passivetrip-point1 �s ��4passivecpu-crit ��� �� 4criticalcpu3-thermal V� l� z�tripstrip-point0 �_� ��4passivetrip-point1 �s ��4passivecpu-crit ��� �� 4criticalcpu4-thermal V� l� z�tripstrip-point0 �_� ��4passivetrip-point1 �s ��4passivecpu-crit ��� �� 4criticalcpu5-thermal V� l� z�tripstrip-point0 �_� ��4passivetrip-point1 �s ��4passivecpu-crit ��� �� 4criticalcpu6-thermal V� l� z� tripstrip-point0 �_� ��4passivetrip-point1 �s ��4passivecpu-crit ��� �� 4criticalcpu7-thermal V� l� z� tripstrip-point0 �_� ��4passivetrip-point1 �s ��4passivecpu-crit ��� �� 4criticalaoss0-thermal V� l� z�tripstrip-point0 �_� ��4hotcluster0-thermal V� l� z�tripstrip-point0 �_� ��4hotcluster0_crit ��� �� 4criticalcluster1-thermal V� l� z�tripstrip-point0 �_� ��4hotcluster1_crit ��� �� 4criticalgpu-top-thermal V� l� z� tripstrip-point0 �_� ��4hotgpu-bottom-thermal V� l� z� tripstrip-point0 �_� ��4hotaoss1-thermal V� l� z�tripstrip-point0 �_� ��4hotq6-modem-thermal V� l� z�tripstrip-point0 �_� ��4hotmem-thermal V� l� z�tripstrip-point0 �_� ��4hotwlan-thermal V� l� z�tripstrip-point0 �_� ��4hotq6-hvx-thermal V� l� z�tripstrip-point0 �_� ��4hotcamera-thermal V� l� z�tripstrip-point0 �_� ��4hotvideo-thermal V� l� z�tripstrip-point0 �_� ��4hotmodem-thermal V� l� z�tripstrip-point0 �_� ��4hottimer?arm,armv8-timer0�vph-pwr-regulator?regulator-fixed �vph_pwr Z8u  r8u L�pm8998-smps4?regulator-fixed �vreg_s4a_1p8 Zw@ rw@ � � ��L� interrupt-parent#address-cells#size-cellschassis-typemodelcompatiblei2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8i2c9i2c10i2c11i2c12i2c13i2c14i2c15spi0spi1spi2spi3spi4spi5spi6spi7spi8spi9spi10spi11spi12spi13spi14spi15rangesregwidthheightstrideformat#clock-cellsclock-frequencyclock-output-namesphandledevice_typeclocksenable-methodcapacity-dmips-mhzdynamic-power-coefficientqcom,freq-domainoperating-points-v2interconnectspower-domainspower-domain-names#cooling-cellsnext-level-cachecache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopopp-sharedopp-hzopp-peak-kBpsrequired-oppsinterrupts#power-domain-cellsdomain-idle-statesno-maphwlocksqcom,client-idqcom,vmidalloc-rangessizealignmentreusablerecord-sizeconsole-sizeftrace-sizepmsg-sizeinterrupts-extendedinterrupt-namesclock-namesmemory-regionqcom,qmpqcom,smem-statesqcom,smem-state-namesstatuslabelqcom,remote-pidmboxesqcom,glink-channelsqcom,domainqcom,intentsqcom,protection-domain#sound-dai-cellsiommusqcom,non-secure-domainqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-ranges#reset-cellsprotected-clocksbits#dma-cellsdma-channelsdma-channel-maskinterconnect-namespinctrl-namespinctrl-0dmasdma-namesreg-nameslinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapiommu-mapresetsreset-namesphysphy-namesassigned-clocksassigned-clock-rates#phy-cells#interconnect-cellsqcom,bcm-voterslanes-per-directionfreq-table-hzreset-gpiosvcc-supplyvcc-max-microampvdda-phy-supplyvdda-pll-supplyqcom,eeqcom,controlled-remotely#hwlock-cellsgpio-controller#gpio-cellsgpio-rangeswakeup-parentgpio-reserved-rangespinsfunctionbias-pull-updrive-strengthbias-pull-downbias-disableoutput-highqcom,halt-regsqcom,vmidsremote-endpointarm,scatter-gatherarm,coresight-loses-context-with-cpucd-gpiosvmmc-supplyvqmmc-supplycpusqcom,lmh-temp-arm-millicelsiusqcom,lmh-temp-low-millicelsiusqcom,lmh-temp-high-millicelsiusnvmem-cellsvdd-supplyvdda-phy-dpdm-supplyqcom,imp-res-offset-valueqcom,hstx-trim-valueqcom,preemphasis-levelqcom,preemphasis-widthsnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkdr_modepinctrl-1assigned-clock-parentsqcom,gmuopp-level#iommu-cells#global-interruptsqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,channel#mbox-cellsqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-s7-supplyvdd-s8-supplyvdd-s9-supplyvdd-s10-supplyvdd-s11-supplyvdd-s12-supplyvdd-s13-supplyvdd-l1-l27-supplyvdd-l2-l8-l17-supplyvdd-l3-l11-supplyvdd-l4-l5-supplyvdd-l6-supplyvdd-l7-l12-l14-l15-supplyvdd-l26-supplyvin-lvs-1-2-supplyregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-always-onmsi-controller#msi-cellsnum-channelsqcom,num-eesframe-number#freq-domain-cellsvdd-0.8-cx-mx-supplyvdd-1.8-xo-supplyvdd-1.3-rfa-supplyvdd-3.3-ch0-supplypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisregulator-nameregulator-boot-onvin-supply