� ���8��( �`$,+8Qualcomm Technologies, Inc. MSM8998 v1 MTP>qcom,msm8998-mtpIchosenWserial0:115200n8memory@80000000cmemoryo�reserved-memory,smemory@85800000o��`zmemory@85e00000o��zsmem-mem@86000000o� z�memory@86200000o� �zmemory@88f00000>qcom,rmtfs-memo�� z��memory@8ab00000o��pzmemory@8b200000o� �z��memory@8cc00000o��z�.memory@93c00000o��Pzmemory@94100000o� z�-memory@94300000o�0�z�1memory@95200000o� zmemory@95210000o�!Pzmemory@95600000o�`zmemory@95700000o�pz��clocksxo-board >fixed-clock��$� �xo_board�\sleep_clk >fixed-clock���cpus,cpu@0ccpu >qcom,kryo280o�psci���l2-cache>arm,arch-cache�l1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@1ccpu >qcom,kryo280o�psci��� l1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@2ccpu >qcom,kryo280o�psci��� l1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@3ccpu >qcom,kryo280o�psci��� l1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@100ccpu >qcom,kryo280o�psci��� l2-cache>arm,arch-cache�l1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@101ccpu >qcom,kryo280o�psci��� l1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@102ccpu >qcom,kryo280o�psci���l1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@103ccpu >qcom,kryo280o�psci���l1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu-mapcluster0core0 core1 core2 core3 cluster1core0 core1 core2 core3 idle-states$pscicpu-sleep-0-0>arm,idle-state1little-retentionAXQiVy��cpu-sleep-0-1>arm,idle-state1little-power-collapseA@X.i�y#���cpu-sleep-1-0>arm,idle-state1big-retentionAXOiRy�cpu-sleep-1-1>arm,idle-state1big-power-collapseA@X�i�y$���firmwarescm>qcom,scm-msm8998qcom,scmhwlock>qcom,tcsr-mutex ���psci >arm,psci-1.0�smcrpm-glink>qcom,glink-rpm ����rpm-requests>qcom,rpm-msm8998 �rpm_requestsclock-controller>qcom,rpmcc-msm8998qcom,rpmcc��&power-controller>qcom,msm8998-rpmpd���,opp-table>operating-points-v2�opp1opp2 opp30opp4@opp5�opp6�opp7opp8@opp9�opp10pm8998-regulators>qcom,rpm-pm8998-regulators'5CQ_m{�������� +ESj�����s3��@��@�s4�w@�w@�s5� �� ��s7� ������l1� m�� m��#l2�O��O��$l3�B@�B@l5� 5� 5��l6������l7�w@�w@�il8�O��O�l9����-*�l10����-*�l11�B@�B@l12�w@�w@�Zl13����-*��^l14������l15�w@�w@l16�)B��)B�l17�������jl18�)B��)B�l19�-��-�l20�-*��-*��'l21�-*��-*�' 5�]l22�+���+��l23�2���2��l24�/��/��[l25�/]�2���kl26�O��O��(l28�-��-�lvs1�w@�w@lvs2�w@�w@�0pmi8998-regulators>qcom,rpm-pmi8998-regulators=bob�2���6��smem >qcom,smemLZsmp2p-lpass >qcom,smp2pb�� ��� l{master-kernel�master-kernel���slave-kernel �slave-kernel����smp2p-mpss >qcom,smp2pb�� ���l{master-kernel�master-kernel��+slave-kernel �slave-kernel���*smp2p-slpi >qcom,smp2pb�� ���l{master-kernel�master-kernel��2slave-kernel �slave-kernel���/thermal-zonescpu0-thermal�����tripstrip-point0 $��jpassivecpu_crit ��� jcriticalcpu1-thermal�����tripstrip-point0 $��jpassivecpu_crit ��� jcriticalcpu2-thermal�����tripstrip-point0 $��jpassivecpu_crit ��� jcriticalcpu3-thermal�����tripstrip-point0 $��jpassivecpu_crit ��� jcriticalcpu4-thermal�����tripstrip-point0 $��jpassivecpu_crit ��� jcriticalcpu5-thermal�����tripstrip-point0 $��jpassivecpu_crit ��� jcriticalcpu6-thermal����� tripstrip-point0 $��jpassivecpu_crit ��� jcriticalcpu7-thermal����� tripstrip-point0 $��jpassivecpu_crit ��� jcriticalgpu-thermal-bottom����� tripstrip-point0 _��jhotgpu-thermal-top����� tripstrip-point0 _��jhotclust0-mhm-thermal�����tripstrip-point0 _��jhotclust1-mhm-thermal�����tripstrip-point0 _��jhotcluster1-l2-thermal����� tripstrip-point0 _��jhotmodem-thermal�����tripstrip-point0 _��jhotmem-thermal�����tripstrip-point0 _��jhotwlan-thermal�����tripstrip-point0 _��jhotq6-dsp-thermal�����tripstrip-point0 _��jhotcamera-thermal�����tripstrip-point0 _��jhotmultimedia-thermal�����tripstrip-point0 _��jhotpm8998-thermal�����tripspm8998-alert0 �(�jpassivepm8998-crit �H� jcriticaltimer>arm,armv8-timer0�soc,s���� >simple-busclock-controller@100000>qcom,gcc-msm8998�#�o � sram@778000>qcom,rpm-msg-ramow�p�qfprom@780000 >qcom,qfpromoxb,hstx-trim@423aoB:0�Ythermal@10ab000!>qcom,msm8998-tsensqcom,tsens-v2o � �5���CuplowcriticalS�thermal@10ae000!>qcom,msm8998-tsensqcom,tsens-v2o � �5���CuplowcriticalS�iommu@1680000">qcom,msm8998-smmu-v2qcom,smmu-v2ohivH�lmnopq�!iommu@16c0000">qcom,msm8998-smmu-v2qcom,smmu-v2olivx�uvwxyz������pci@1c00000>qcom,pcie-msm8996 o�  ��parfdbielbiconfigcpci���,���pciephy�okay0s  00�� ��Cmsi�������(� ^ ] _ \ ["�pipebus_masterbus_slavecfgaux !� "#phy@1c06000>qcom,msm8998-qmp-pcie-phyo�`�,�okays� ` \ ��auxcfg_ahbref& L N -phycommon9#I$lane@1c06800o�b(�d��h Y� ^�pipe0�pcie_0_pipe_clk_src��ufshc@1da4000,>qcom,msm8998-ufshcqcom,ufshcjedec,ufs-2.0o�@% � �%�ufsphyd �okay#n�core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@� m  l s&P r p q@x��� ��<4`�р& -rst�'�(�� q����� q��)phy@1da7000>qcom,msm8998-qmp-ufs-phyo�p�,�okays �refref_aux� � o-ufsphy&)9#I$�(��� 9 d:lanes@1da7400(o�t(�v��|��x(�z�Y�%syscon@1f40000>syscono��pinctrl@3400000>qcom,msm8998-pinctrlo@� ��Qa��mQ�"sdc2_clk_on�_config �sdc2_clk��sdc2_clk_off�cconfig �sdc2_clk��sdc2_cmd_on�`config �sdc2_cmd�� sdc2_cmd_off�dconfig �sdc2_cmd��sdc2_data_on�aconfig �sdc2_data�� sdc2_data_off�econfig �sdc2_data��sdc2_cd_on�bmux�gpio95�gpioconfig�gpio95��sdc2_cd_off�fmux�gpio95�gpioconfig�gpio95��blsp1_uart3_on�htx�gpio45 �blsp_uart3_a��rx�gpio46 �blsp_uart3_a��cts�gpio47 �blsp_uart3_a��rfr�gpio48 �blsp_uart3_a��blsp1-i2c1-default �gpio2gpio3 �blsp_i2c1���lblsp1-i2c1-sleep �gpio2gpio3 �blsp_i2c1���mblsp1-i2c2-default�gpio32gpio33 �blsp_i2c2���nblsp1-i2c2-sleep�gpio32gpio33 �blsp_i2c2���oblsp1-i2c3-default�gpio47gpio48 �blsp_i2c3���pblsp1-i2c3-sleep�gpio47gpio48 �blsp_i2c3���qblsp1-i2c4-default�gpio10gpio11 �blsp_i2c4���rblsp1-i2c4-sleep�gpio10gpio11 �blsp_i2c4���sblsp1-i2c5-default�gpio87gpio88 �blsp_i2c5���tblsp1-i2c5-sleep�gpio87gpio88 �blsp_i2c5���ublsp1-i2c6-default�gpio43gpio44 �blsp_i2c6���vblsp1-i2c6-sleep�gpio43gpio44 �blsp_i2c6���wblsp2-i2c1-default�gpio55gpio56 �blsp_i2c7���yblsp2-i2c1-sleep�gpio55gpio56 �blsp_i2c7���zblsp2-i2c2-default �gpio6gpio7 �blsp_i2c8���{blsp2-i2c2-sleep �gpio6gpio7 �blsp_i2c8���|blsp2-i2c3-default�gpio51gpio52 �blsp_i2c9���}blsp2-i2c3-sleep�gpio51gpio52 �blsp_i2c9���~blsp2-i2c4-default�gpio67gpio68 �blsp_i2c10���blsp2-i2c4-sleep�gpio67gpio68 �blsp_i2c10����blsp2-i2c5-default�gpio60gpio61 �blsp_i2c11����blsp2-i2c5-sleep�gpio60gpio61 �blsp_i2c11����blsp2-i2c6-default�gpio83gpio84 �blsp_i2c12����blsp2-i2c6-sleep�gpio83gpio84 �blsp_i2c12����remoteproc@4080000>qcom,msm8998-mss-pilo  �qdsp6rmbL��*****0Cwdogfatalreadyhandoverstop-ackshutdown-ack@� � $ � � � �&&2�ifacebusmemgpll0_msssnoc_aximnoc_axiqdssxo�+�stop& l -mss_restart0P@,,cxmx�okaymbaL-mpssL.glink-edge ��%modem{�clock-controller@5065000>qcom,msm8998-gpucc�#�oP��&  �xogpll0remoteproc@5800000>qcom,msm8998-slpi-paso�@@@��////#Cwdogfatalreadyhandoverstop-ack+0�&&@ �xoaggre2L1�2�stop,ssc_cx�okayglink-edge ��%dsps{�stm@6002000 >arm,coresight-stmarm,primecello (�stm-basestm-data-base�okay�&& �apb_pclkatclkout-portsportendpoint53�5funnel@6041000+>arm,coresight-dynamic-funnelarm,primecello�okay�&& �apb_pclkatclkout-portsportendpoint54�9in-ports,port@7oendpoint55�3funnel@6042000+>arm,coresight-dynamic-funnelarm,primecello �okay�&& �apb_pclkatclkout-portsportendpoint56�:in-ports,port@6oendpoint57�Mfunnel@6045000+>arm,coresight-dynamic-funnelarm,primecelloP�okay�&& �apb_pclkatclkout-portsportendpoint58�>in-ports,port@0oendpoint59�4port@1oendpoint5:�6replicator@6046000/>arm,coresight-dynamic-replicatorarm,primecello`�okay�&& �apb_pclkatclkout-portsportendpoint5;�?in-portsportendpoint5<�=etf@6047000 >arm,coresight-tmcarm,primecellop�okay�&& �apb_pclkatclkout-portsportendpoint5=�<in-portsportendpoint5>�8etr@6048000 >arm,coresight-tmcarm,primecello��okay�&& �apb_pclkatclkEin-portsportendpoint5?�;etm@7840000">arm,coresight-etm4xarm,primecello��okay�&& �apb_pclkatclk out-portsportendpoint5@�Eetm@7940000">arm,coresight-etm4xarm,primecello��okay�&& �apb_pclkatclk out-portsportendpoint5A�Fetm@7a40000">arm,coresight-etm4xarm,primecello��okay�&& �apb_pclkatclk out-portsportendpoint5B�Getm@7b40000">arm,coresight-etm4xarm,primecello��okay�&& �apb_pclkatclk out-portsportendpoint5C�Hfunnel@7b60000">arm,coresight-etm4xarm,primecello� �disabled�&& �apb_pclkatclkout-portsportendpoint5D�Nin-ports,port@0oendpoint5E�@port@1oendpoint5F�Aport@2oendpoint5G�Bport@3oendpoint5H�Cport@4oendpoint5I�Oport@5oendpoint5J�Pport@6oendpoint5K�Qport@7oendpoint5L�Rfunnel@7b70000+>arm,coresight-dynamic-funnelarm,primecello� �disabled�&& �apb_pclkatclkout-portsportendpoint5M�7in-portsportendpoint5N�Detm@7c40000">arm,coresight-etm4xarm,primecello��okay�&& �apb_pclkatclk portendpoint5O�Ietm@7d40000">arm,coresight-etm4xarm,primecello��okay�&& �apb_pclkatclk portendpoint5P�Jetm@7e40000">arm,coresight-etm4xarm,primecello��okay�&& �apb_pclkatclk portendpoint5Q�Ketm@7f40000">arm,coresight-etm4xarm,primecello��okay�&& �apb_pclkatclk portendpoint5R�Lspmi@800f000>qcom,spmi-pmic-arb(o�@ @ @"�0�corechnlsobsrvrintrcnfg Cperiph_irq �FX`,��mpmic@0>qcom,pm8998qcom,spmi-pmico,pon@800>qcom,pm8998-ponox�pwrkey>qcom,pm8941-pwrkey��= ��ttemp-alarm@2400>qcom,spmi-temp-alarmo$�$�S�thermalS�coincell@2800>qcom,pm8941-coincello( �disabledadc@3100>qcom,spmi-adc-rev2o1�1,��Sadc-chan@6o %die_temprtc@6000>qcom,pm8941-rtco`a �rtcalarm�agpios@c000 >qcom,pm8998-gpioqcom,spmi-gpioo�Q�Ta���Tpmic@1>qcom,pm8998qcom,spmi-pmico,pmic@2>qcom,pmi8998qcom,spmi-pmico,gpios@c000!>qcom,pmi8998-gpioqcom,spmi-gpioo�Q�Ua���Upmic@3>qcom,pmi8998qcom,spmi-pmico,labibb>qcom,pmi8998-lab-ibbibb ��� Csc-errocplab ��� Csc-errocppmic@4>qcom,pm8005qcom,spmi-pmico,gpios@c000 >qcom,pm8005-gpioqcom,spmi-gpioo�Q�Va���Vpmic@5>qcom,pm8005qcom,spmi-pmico,pm8005-regulators>qcom,pm8005-regulatorss1�������� usb@a8f8800>qcom,msm8998-dwc3qcom,dwc3o ���okay,s(� G t u v#�cfg_noccoreifacemock_utmisleep  u t %$�'�[�Chs_phy_irqss_phy_irq & dwc3@a800000 >snps,dwc3o �� �� : S�WX�usb2-phyusb3-phy k � �hostphy@c010000>qcom,msm8998-qmp-usb3-phyo ��okay�,s� w y ��auxcfg_ahbref& E F -phycommon9#I$lane@c010200(o (    ( Y� x�pipe0�usb3_phy_pipe_clk_src�Xphy@c012000>qcom,msm8998-qusb2-phyo  ��okayY� y � �cfg_ahbref& j �YIZ �[�Wsdhci@c0a4900>qcom,sdhci-msm-v4o I @�hc_memcore_mem�}�Chc_irqpwr_irq�ifacecorexo� e f\ ��okay �"_ �] �^ �defaultsleep �_`ab cdefdma-controller@c144000>qcom,bam-v1.7.0o @P ��� %�bam_clk X  / <�gserial@c171000%>qcom,msm-uartdm-v1.4qcom,msm-uartdmo  �m� 5 % �coreiface Igg Ntxrx �default �h�okaybluetooth>qcom,wcn3990-bt X ei rj k �0�i2c@c175000>qcom,i2c-qup-v2.2.1o P �_� & % �coreiface Igg Ntxrx �defaultsleep �l m�� �disabled,i2c@c176000>qcom,i2c-qup-v2.2.1o ` �`� ( % �coreiface Igg  Ntxrx �defaultsleep �n o�� �disabled,i2c@c177000>qcom,i2c-qup-v2.2.1o p �a� * % �coreiface Ig g  Ntxrx �defaultsleep �p q�� �disabled,i2c@c178000>qcom,i2c-qup-v2.2.1o � �b� , % �coreiface Ig g  Ntxrx �defaultsleep �r s�� �disabled,i2c@c179000>qcom,i2c-qup-v2.2.1o � �c� . % �coreiface Igg Ntxrx �defaultsleep �t u�� �disabled,i2c@c17a000>qcom,i2c-qup-v2.2.1o � �d� 0 % �coreiface Igg Ntxrx �defaultsleep �v w�� �disabled,dma@c184000>qcom,bam-v1.7.0o @P ��� 6�bam_clk X  / <�xserial@c1b0000%>qcom,msm-uartdm-v1.4qcom,msm-uartdmo  �r� E 6 �coreiface�okayi2c@c1b5000>qcom,i2c-qup-v2.2.1o P �e� 7 6 �coreiface Ixx Ntxrx �defaultsleep �y z�� �disabled,i2c@c1b6000>qcom,i2c-qup-v2.2.1o ` �f� 9 6 �coreiface Ixx  Ntxrx �defaultsleep �{ |�� �disabled,i2c@c1b7000>qcom,i2c-qup-v2.2.1o p �g� ; 6 �coreiface Ix x  Ntxrx �defaultsleep �} ~�� �disabled,i2c@c1b8000>qcom,i2c-qup-v2.2.1o � �h� = 6 �coreiface Ix x  Ntxrx �defaultsleep � ��� �disabled,i2c@c1b9000>qcom,i2c-qup-v2.2.1o � �i� ? 6 �coreiface Ixx Ntxrx �defaultsleep �� ��� �disabled,i2c@c1ba000>qcom,i2c-qup-v2.2.1o � �j� A 6 �coreiface Ixx Ntxrx �defaultsleep �� ��� �disabled,remoteproc@17300000>qcom,msm8998-adsp-paso0@@@������#Cwdogfatalreadyhandoverstop-ack�&�xoL����stop,cx�okayglink-edge ��%lpass{� mailbox@17911000>qcom,msm8998-apcs-hmss-globalo� ��timer@17920000,s>arm,armv7-timer-memo�frame@17921000 ��o�� frame@17923000 � � o�0 �disabledframe@17924000 � � o�@ �disabledframe@17925000 � � o�P �disabledframe@17926000 � � o�` �disabledframe@17927000 � � o�p �disabledframe@17928000 � �o�� �disabledinterrupt-controller@17a00000 >arm,gic-v3o���,s� � � � �wifi@18800000>qcom,wcn3990-wifi�okayo���membaseL��&�cxo_ref_clk_pin�������������� ��� � � i (j ;kaliases N/soc/serial@c1b0000 V/soc/serial@c171000vph-pwr-regulator>regulator-fixed ^vph_pwr  m� interrupt-parentqcom,msm-id#address-cells#size-cellsmodelcompatibleqcom,board-idstdout-pathdevice_typeregrangesno-mapphandleqcom,client-idqcom,vmid#clock-cellsclock-frequencyclock-output-namesenable-methodcapacity-dmips-mhzcpu-idle-statesnext-level-cachecache-levelcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopsyscon#hwlock-cellsinterruptsqcom,rpm-msg-rammboxesqcom,glink-channels#power-domain-cellsoperating-points-v2opp-levelvdd_s1-supplyvdd_s2-supplyvdd_s3-supplyvdd_s4-supplyvdd_s5-supplyvdd_s6-supplyvdd_s7-supplyvdd_s8-supplyvdd_s9-supplyvdd_s10-supplyvdd_s11-supplyvdd_s12-supplyvdd_s13-supplyvdd_l1_l27-supplyvdd_l2_l8_l17-supplyvdd_l3_l11-supplyvdd_l4_l5-supplyvdd_l6-supplyvdd_l7_l12_l14_l15-supplyvdd_l9-supplyvdd_l10_l23_l25-supplyvdd_l13_l19_l21-supplyvdd_l16_l28-supplyvdd_l18_l22-supplyvdd_l20_l24-supplyvdd_l26-supplyvdd_lvs1_lvs2-supplyregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadregulator-system-loadvdd_bob-supplymemory-regionhwlocksqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresis#reset-cellsbits#qcom,sensorsinterrupt-names#thermal-sensor-cells#iommu-cells#global-interruptsreg-nameslinux,pci-domainbus-rangenum-lanesphysphy-namesstatusinterrupt-map-maskinterrupt-mapclocksclock-namespower-domainsiommu-mapperst-gpiosresetsreset-namesvdda-phy-supplyvdda-pll-supply#phy-cellslanes-per-directionfreq-table-hzvcc-supplyvccq-supplyvccq2-supplyvcc-max-microampvccq-max-microampvccq2-max-microampvddp-ref-clk-supplyvdda-phy-max-microampvdda-pll-max-microampvddp-ref-clk-max-microampvddp-ref-clk-always-ongpio-controller#gpio-cellsgpio-reserved-rangespinsbias-disabledrive-strengthbias-pull-upfunctionbias-pull-downinterrupts-extendedqcom,smem-statesqcom,smem-state-namesqcom,halt-regspower-domain-nameslabelpx-supplyremote-endpointarm,scatter-gatherqcom,eeqcom,channelcell-indexmode-bootloadermode-recoverydebouncelinux,codeio-channelsio-channel-names#io-channel-cellsgpio-rangesregulator-enable-ramp-delayregulator-always-onassigned-clocksassigned-clock-ratessnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirksnps,has-lpm-erratumsnps,hird-thresholddr_modenvmem-cellsvdda-phy-dpdm-supplybus-widthcd-gpiosvmmc-supplyvqmmc-supplypinctrl-namespinctrl-0pinctrl-1#dma-cellsqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-namesvddio-supplyvddxo-supplyvddrf-supplyvddch0-supplymax-speed#mbox-cellsframe-number#redistributor-regionsredistributor-strideiommusqcom,snoc-host-cap-8bit-quirkvdd-0.8-cx-mx-supplyvdd-1.8-xo-supplyvdd-1.3-rfa-supplyvdd-3.3-ch0-supplyserial0serial1regulator-nameregulator-boot-on