� ��H�8D�(�D� ,Xunlong Orange Pi Zero Plus/2xunlong,orangepi-zero-plusallwinner,sun50i-h5chosen =Dserial0:115200n8framebuffer-hdmi02allwinner,simple-framebuffersimple-framebufferPmixer0-lcd0-hdmicfo jdisabledframebuffer-tve02allwinner,simple-framebuffersimple-framebufferPmixer1-lcd1-tvecg jdisabledclocks =osc24M_clkq 2fixed-clock~n6��P�osc24M� osc32k_clkq 2fixed-clock~���P �ext_osc32k�display-engine"2allwinner,sun8i-h3-display-engine� jdisabledsoc 2simple-bus =clock@1000000�c0e�busmod�"q�2allwinner,sun50i-h5-de2-clk�mixer@11000002allwinner,sun8i-h3-de2-mixer-0�c�busmod��ports port@1�endpoint��dma-controller@1c020002allwinner,sun8i-h3-dma��  2c� �lcd-controller@1c0c00082allwinner,sun8i-h3-tcon-tvallwinner,sun8i-a83t-tcon-tv��� Vc*f �ahbtcon-ch1�lcdports port@0�endpoint��port@1 �endpoint@1���mmc@1c0f000���"default0�ahb <jokay 12allwinner,sun50i-h5-mmcallwinner,sun50i-a64-mmccG�ahbmmc: FP mmc@1c10000��"default0 �ahb =jokay 12allwinner,sun50i-h5-mmcallwinner,sun50i-a64-mmccJ�ahbmmc: FYsdio_wifi@1�mmc@1c11000��� ahb > jdisabled 32allwinner,sun50i-h5-emmcallwinner,sun50i-a64-emmccM�ahbmmceeprom@1c14000��@2allwinner,sun50i-h5-sidusb@1c190002allwinner,sun8i-h3-musb���c � Ggmcw |usb�  �peripheraljokayphy@1c194002allwinner,sun8i-h3-usb-phy(���,���������phy_ctrlpmu0pmu1pmu2pmu3 cXYZ[$�usb0_phyusb1_phyusb2_phyusb3_phy �,usb0_resetusb1_resetusb2_resetusb3_resetjokay��  � usb@1c1a000%2allwinner,sun8i-h3-ehcigeneric-ehci��� Hc!%�jokayusb@1c1a400%2allwinner,sun8i-h3-ohcigeneric-ohci��� Ic!%\�jokayusb@1c1b000%2allwinner,sun8i-h3-ehcigeneric-ehci��� Jc"&�w |usbjokayusb@1c1b400%2allwinner,sun8i-h3-ohcigeneric-ohci��� Kc"&]�w |usbjokayusb@1c1c000%2allwinner,sun8i-h3-ehcigeneric-ehci��� Lc#'�w |usb jdisabledusb@1c1c400%2allwinner,sun8i-h3-ohcigeneric-ohci��� Mc#'^�w |usb jdisabledusb@1c1d000%2allwinner,sun8i-h3-ehcigeneric-ehci��� Nc$(�w |usb jdisabledusb@1c1d400%2allwinner,sun8i-h3-ohcigeneric-ohci��� Oc$(_�w |usb jdisabledclock@1c20000�� c  �hoscloscq�2allwinner,sun50i-h5-ccu�pinctrl@1c20800��$ c6 �apbhosclosc����2allwinner,sun50i-h5-pinctrl� csi-pins.�PE0PE2PE3PE4PE5PE6PE7PE8PE9PE10PE11csi�emac-rgmii-pinsB�PD0PD1PD2PD3PD4PD5PD7PD8PD9PD10PD12PD13PD15PD16PD17emac (�i2c0-pins �PA11PA12i2c0�i2c1-pins �PA18PA19i2c1�i2c2-pins �PE12PE13i2c2�mmc0-pins�PF0PF1PF2PF3PF4PF5mmc0 �mmc1-pins�PG0PG1PG2PG3PG4PG5mmc1 � mmc2-8bit-pins3�PC5PC6PC8PC9PC10PC11PC12PC13PC14PC15PC16mmc2 spdif-tx-pin�PA17spdifspi0-pins�PC0PC1PC2PC3spi0�spi1-pins�PA15PA16PA14PA13spi1�uart0-pa-pins�PA4PA5uart0�uart1-pins�PG6PG7uart1uart1-rts-cts-pins�PG8PG9uart1uart2-pins�PA0PA1uart2uart3-pins �PA13PA14uart3uart3-rts-cts-pins �PA15PA16uart3timer@1c20c002allwinner,sun8i-a23-timer�� �c ethernet@1c300002allwinner,sun8i-h3-emac(�� Rgmacirq�  stmmacethc �stmmacethjokay"default0/:Ergmiimdio 2snps,dwmac-mdio�mdio-mux2allwinner,sun8i-h3-mdio-mux Nmdio@1!2allwinner,sun8i-h3-mdio-internal� ethernet-phy@12ethernet-phy-ieee802.3-c22�cC�'mdio@2� ethernet-phy@12ethernet-phy-ieee802.3-c22��spi@1c680002allwinner,sun8i-h3-spi�ƀ AcR�ahbmod^crxtx"default0�jokay flash@0 !2mxicy,mx25l1606ewinbond,w25q128�mbZspi@1c690002allwinner,sun8i-h3-spi�Ɛ BcS�ahbmod^crxtx"default0� jdisabled watchdog@1c20ca02allwinner,sun6i-a31-wdt�� �  c spdif@1c210002allwinner,sun8i-h3-spdif��  c5W�) �apbspdif^ctx jdisabledpwm@1c214002allwinner,sun8i-h3-pwm��c � jdisabledi2s@1c220002allwinner,sun8i-h3-i2s��   c8T�apbmod^�+crxtx jdisabledi2s@1c224002allwinner,sun8i-h3-i2s��$ c9U�apbmod^�,crxtx jdisabledcodec@1c22c002allwinner,sun8i-h3-codec��, c4m �apbcodec�(^crxtx� jdisabledserial@1c280002snps,dw-apb-uart�€ ��c>�1^crxtxjokay"default0serial@1c284002snps,dw-apb-uart�„ ��c?�2^crxtx jdisabledserial@1c288002snps,dw-apb-uart�ˆ ��c@�3^crxtx jdisabledserial@1c28c002snps,dw-apb-uart�Œ ��cA�4^  crxtx jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c�¬ c;�."default0 jdisabled i2c@1c2b0002allwinner,sun6i-a31-i2c�° c<�/"default0 jdisabled i2c@1c2b4002allwinner,sun6i-a31-i2c�´ c=�0"default0 jdisabled interrupt-controller@1c81000 2arm,gic-400 ��� �@ �` ��  �camera@1cb00002allwinner,sun8i-h3-csi�� Tc-jb �busmodram�"default0 jdisabledhdmi@1ee000082allwinner,sun8i-h3-dw-hdmiallwinner,sun8i-a83t-dw-hdmi��� Xc/po�iahbisfrtmds�!ctrlw|phy jdisabledports port@0�endpoint��port@1�hdmi-phy@1ef00002allwinner,sun8i-h3-hdmi-phy��c/p�busmodpll-0� phy��rtc@1f00000��()�osc32kosc32k-outiosccq2allwinner,sun50i-h5-rtc�clock@1f014002allwinner,sun8i-h3-r-ccu��c  �hoscloscioscpll-periphq�� codec-analog@1f015c0 2allwinner,sun8i-h3-codec-analog����ir@1f020002allwinner,sun6i-a31-irc  �apbir�  %��  jdisabledi2c@1f024002allwinner,sun6i-a31-i2c��$ ,"default0!c �  jdisabled pinctrl@1f02c002allwinner,sun8i-h3-r-pinctrl��, -c  �apbhosclosc�����'r-ir-rx-pin�PL11 s_cir_rxr-i2c-pins�PL0PL1s_i2c�!system-control@1c00000#2allwinner,sun50i-h5-system-control�� =�sram@18000 2mmio-sram���  =��sram-section@082allwinner,sun50i-h5-sram-c1allwinner,sun4i-a10-sram-c1���"video-codec@1c0e000!2allwinner,sun50i-h5-video-engine���c)la �ahbmodram� :�"gpu@1e80000&2allwinner,sun50i-h5-maliarm,mali-450���`acdefghijkb<ggpgpmmupppp0ppmmu0pp1ppmmu1pp2ppmmu2pp3ppmmu3pmuc1r �buscore�#�r��`cpus cpu@02arm,cortex-a53cpu�psci�#cpu@12arm,cortex-a53cpu�psci�$cpu@22arm,cortex-a53cpu�psci�%cpu@32arm,cortex-a53cpu�psci�&pmu2arm,cortex-a53-pmu0tuvw #$%&psci 2arm,psci-0.2smctimer2arm,armv8-timer0   vcc3v32regulator-fixed3vcc3v3B2Z�Z2Z�� aliasesr/soc/ethernet@1c30000|/soc/mmc@1c10000/sdio_wifi@1�/soc/serial@1c28000leds 2gpio-ledspwr�orangepi:green:pwrS' �onstatus�orangepi:red:statusS gmac-3v32regulator-fixed 3gmac-3v3B2Z�Z2Z������ � interrupt-parent#address-cells#size-cellsmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatus#clock-cellsclock-frequencyclock-accuracyclock-output-namesphandleallwinner,pipelinesregclock-namesresets#reset-cellsremote-endpointinterrupts#dma-cellsreset-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosnon-removableinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-upsysconphy-supplyphy-handlephy-modemdio-parent-busdmasdma-namesspi-max-frequency#sound-dai-cells#pwm-cellsallwinner,codec-analog-controlsreg-shiftreg-io-widthallwinner,sramassigned-clocksassigned-clock-ratesdevice_typeenable-methodinterrupt-affinityregulator-nameregulator-min-microvoltregulator-max-microvoltethernet0ethernet1serial0labeldefault-statestartup-delay-usenable-active-highgpio